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Abstract—The integrated circuit (IC) is dominated by 
technology using Complementary Metal-oxide-Semiconductor 
Field-effect Transistor (CMOSFET). In order to put over 300 
million transistors on silicon chip requires selective removal of 
material by Reactive Ion Etching (RIE) which ensures vertical cut 
thereby increasing packing density of devices on the chip. The 
gate insulator of CMOS devices plays a crucial role in its electrical 
performance. In this research gate insulator of MOSFET has been 
etched by state-of-art technique RIE and its physical and 
electrical properties have been measured. The gate insulator 
etching by RIE give rise to charge accumulation on the gate 
dielectric resulting in change in threshold voltage. Also early 
breakdown of MOS devices is a direct consequence of charge 
accumulation on gate dielectric during RIE process. The RIE 
etching was performed with Technics Series 85-RIE unit, and it 
was optimized in respect of power, pressure, and composition of 
gases to achieve less charge accumulation, and stable threshold 
voltage. The thickness of the gate insulator was measured by the 
Nanospec before and after etching. Charges accumulated on gate 
oxide were measured by HP 4280A which is a high frequency 
capacitance-voltage (CV) measurement system. Annealing of the 
RIE etched gate oxide were performed at suitable temperature to 
bring the charges to minimum level. Results of the research are 
presented in tables and figures. 
Index Terms—charge accumulation, CV characteristics, CV 
characteristic adjustment, gate dielectric, mercury probe, dry 
etching, annealing, Reactive Ion Etching, threshold voltage 
adjustment 
Manuscript received Sep 1, 2011. This research work was supported by the 
Department of Electrical and Computer Engineering and Technology, 
Minnesota State University Mankato. This research journal was written after 
Undergraduate Research Conference (URC) on April 4, 2011 for session 2 
which was held at 9:00am. 
H. Lee is a senior  in Department of Electrical and Computer Engineering 
and Technology, Minnesota State University Mankato, Mankato, MN 56001 
USA with IEEE student member (e-mail: hojoon.lee@mnsu.edu).  
S. C. Wood is a junior in Department of Electrical and Computer 
Engineering and Technology, Minnesota State University Mankato, Mankato 
MN 56001 USA (e-mail: sam.wood@mnsu.edu). 
M. A. Khaliq is a professor in Department of Electrical and Computer 
Engineering and Technology, Minnesota State University Mankato, MN 56001 
USA with IEEE senior member (e-mail: muhammad.khaliq@mnsu.edu). 
I. INTRODUCTION 
et etching was a major technique to implement etching 
process in the integrated circuit manufacturing in earlier 
days, but it has been changed to dry etching because of the two 
major reasons. First, dry etching is less hazardous to human 
than wet etching. The gate oxides were grown as silicon 
dioxide (SiO2), it could be etched off with hydrofluoric acid 
(HF) which generates dangerous fumes, in wet etching. Also, it 
etches non-selected area of the devices. Second, the dry etching 
is anisotropic or directional etching so this method does not 
etch any other areas that were not selected besides wet etching 
(see Figure 1) etched all the ways that HF fumes reached [1], 
[2]. Hence, the dry etching will bring better results in etching 
quality and preferred use due to constant etching rate.  
There are different dry-etching techniques. The mechanism 
of etching in each type can have a physical basis (e.g., in 
glow-discharge sputtering, or ion milling), a chemical basis 
(e.g., in plasma etching), or a combination of the two (e.g., 
what is termed RIE, or ion-enhanced etching) [3]. In this 
research, we use RIE system with tetrafluoromethane (CF4) as 
an etchant. The schematic of RIE system is shown in Figure 2. 
The plasma generated accelerates the high energy ions of the 
gas by electromagnetic force and strikes the surface of the 
wafer stripping away the SiO2. These molecules will react with 
accelerated ions and stick together. The used gas is pumped out 
of the system with an exhaust system. 
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Fig. 1.  Comparison of the etching region for wet and dry etching left and right 
respectively [1]. 
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Since this method uses a high energy radio frequency (RF) 
signal, it weakens the chemical bonding at the interface of SiO2 
and Si and degrades the wafer characteristics. This charge 
defect at the Si/SiO2 interface is called Qit; it can interact with 
carriers during normal device operation by capturing or 
releasing holes and electrons, especially in very small MOS 
devices. This happens because of hot carrier effects, which can 
inject carriers into the gate dielectric. The Qit states can be 
passivated through hydrogen annealing at fairly low 
temperatures (300-500°C). By passivation, the Qit traps are 
bonded with H atoms, and they are no longer electrically active 
and no longer trap carriers [1]. 
Without the annealing process, Qit goes untreated and 
increases the threshold voltage because of the trapped charges 
in the oxide layer. From Figure 4, the CV curve moves toward 
left side of the CV plot. In real device, the threshold should be 
positive voltage to perform as a MOSFET, so the gate dielectric 
needs to be controlled. 
The concentrations of oxide trapped charge have been 
problems in the past, but modern processing methods for 
silicon have reduced them to levels small enough that they have 
a small effect on the device characteristics [5]. This problem 
can be fixed with annealing process which allows rebuilding 
the atomic structure, also can be observed on CV curve. 
To adjust the CV curve and threshold voltage to the expected 
value, an annealing process was used. Annealing is a heat 
treatment process to repair the damaged chemical bonds 
between SiO2 and Si interface. This process was short and 
wafers are heated up for 10 to 20 minutes; the threshold voltage 
will change based on the amount of time the wafers are in the 
oven. 
The goal of the research was to optimize the RIE process and 
to evaluate the number of the charges added to the SiO2 layer. 
The effects of RIE and annealing process to the wafers were 
calculated by the parameters extracted from CV characteristics. 
II. METHODOLOGY & DATA
A. Oxidation 
Oxidation is the process of creating an insulator on the pure 
silicon wafer. Insulators are used to block contact of the 
substrate with other metals, materials or capacitive devices. 
Twenty pure p-type silicon wafers were divided into five 
groups: group-A {A1-A4}, group-B {B1-B4}, group-C 
{C1-C4}, and group-E {E1-E4}. The oxide layers were grown 
by wet oxidation in 1000°C oven using water and oxygen (O2). 
Each wafer group was given a specific amount of time to stay in 
the oven. Group-A was in the oxidation process for 15 minutes. 
The oxidation time for each group is located in Table 1. 
The thickness of oxide layer was measured with a 
nanospectrometer and plotted in Table 1. The thicknesses were 
very close within the group, varying only by a few angstroms. 
The thickness increased roughly 500Å per 15 minutes. This 
oxidation process was marked as Phase1. 
Fig. 4.  CV curve variation with depending on the number of charges in the 
oxide layer [6]. 
Fig. 3. Charges associated with the SiO2/Si system, Qit (charge defect at the 
Si/SiO2 interface), Qf (Fixed oxide charge), Qot (oxide trapped charge), and Qm 
(mobile oxide charge) [1]. 
Fig. 2. Schematic view of the microscopic processes that occur during the 
etching of a silicon wafer [4]. 
2
Journal of Undergraduate Research at Minnesota State University, Mankato, Vol. 11 [2011], Art. 5
http://cornerstone.lib.mnsu.edu/jur/vol11/iss1/5
  
B. Etching & RIE system optimization 
To etch off the oxide in great quality, two parameters, 
pressure and power, are very important in dry etching 
techniques. The combinations of these values etch the oxide 
linearly which is called an etchant rate. The etchant rate 
determines the thickness of the oxide. 
With the RIE system1  in our lab (See Figure 5), the etchant 
rate and uniform etching was determined by several 
measurements with different settings. To run RIE system 
properly, preparation needs to be done by opening the gases 
which are nitrogen (N2), O2, and CF4. Also, deionized water 
(DI water) and a vacuum pump must be turned on. N2 is used 
for venting by controlling the vacuum chamber. CF4 is used an 
etchant and to introduce high energy plasma inside of the RIE 
chamber. It is known that the addition of several percent O2 to a 
CF4 plasma dramatically increases the etch rate of Si and SiO2 
1Technics Series 85-RIE manufactured by Technics Inc. systems. (no longer 
business, filed chapter 7 in year 2002) 
which is called “loading effect” [7], [8]. DI water allows the 
RIE machine to maintain a constant temperature during the 
etching process. After the preparation, the operation mode 
should be set to either auto or manual. Auto mode is a switch to 
turn on the machine after the parameters, power, pressure and 
time, are set to the correct values. Manual mode has the user 
manually track the time of the etching process. The Nanospec2 
measurements were done before and after etching to compare 
the thickness of oxide to determine the best condition for the 
etching process. 
Figure 6 and Figure 7 were plotted with date gathered after 
several experiments to find the best condition for etching. First 
experiment, the power was at a fixed at 200W and the pressure 
was varied, shown in Figure 6. Second experiment is illustrated 
in Figure 7; the pressure was fixed at 250mTorr and the power 
was varied by 50W from 50W to 300W to find etchant rate. As 
a result, the pressure at 250mTorr and power at 100W produced 
the best uniformity etch across the wafer. 
After optimizing the parameters for RIE, two wafers from 
each group were etched to about 200Å, which is typical 
thickness of the gate oxide of MOSFET integrated circuit 
2Nanospec/AFT 3000 Series manufactured by Nanometrics.1550 Buckeye 
Drive, Milpitas, CA 95035 
Group Name Mean (Å) SD (Å) 
A (15min) 
A1 1074.10 14.25 
A2 1038.70 15.69 
A3 1064.60 13.32 
A4 1067.80 8.12 
B (30min) 
B1 1539.60 40.91 
B2 1606.70 43.23 
B3 1590.10 47.76 
B4 1630.58 53.16 
C (45min) 
C1 1989.50 45.54 
C2 2088.64 18.61 
C3 2031.70 34.01 
C4 2046.30 51.64 
D (1hr) 
D1 2561.32 50.28 
D2 2621.42 57.36 
D3 2669.32 43.70 
D4 2622.08 79.18 
E (1hr 15min) 
E1 2940.58 52.49 
E2 2936.72 36.20 
E3 2960.14 62.36 
E4 2957.56 50.27 
Table. 1. Thickness of oxide for each group wafer after oxidation process. 
Fig. 7.  Etchant rate with varying power in 250mTorr. 
Fig. 6.  Etchant rate with varying pressure in 200W. 
Fig. 5. RIE system in Microelectronics Fabrication Laboratory, Minnesota 
State University Mankato. 
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fabrication. From Table 2, most of the wafers were etched to a 
thickness of 200Å. The thickness of the oxide was measured 
with the Nanospec, non-oxide layer wafers were used as 
reference. The etching process was labeled as Phase2. 
C. Annealing & Optimization 
Annealing process is critical method to move the added 
charge down in the substrate and create a more stable device. 
The annealing process is a thermal heat treatment at a 
temperature of 600°C. To find the efficient time for the 
annealing process, group-A wafers were annealed 5, 10, and 15 
minutes. At the time of 10 minutes, the number of charges per 
unit volume, calculated from the CV curve, was less than the 
number of charges per unit volume from the 5 and 15 minute 
times. The annealing process was marked as Phase3-1 for 5 
minutes, Phase3-2 for 10 minute, and Phase3-3 for 15 minute 
process. 
D. CV Measurement 
To show the characteristics of each wafer, CV measurement 
was strictly used. CV characteristics curve were plotted with 
HP 4280A3. The data was imported from the Mercury probe4 
which has contact area of 0.1904cm2. The contact area was 
calculated by the dimensions from the data sheet. All the wafers 
placed upside down to make contact, but also, the backside of 
wafers were etched with HF fumes to make contact on the 
substrate. 
The voltage range was varying depending on the thickness of 
the oxide layer on the wafers; thicker oxide layer needed a 
wider voltage range to obtain the data of importance. The 
experimental typical voltage range was -20V to 10V. 
E. Calculation 
There were two important equations involved in the 
quantitative analysis. Eq. (1) is able to calculate maximum 
capacitance, Cox, in the oxide layer with permittivity of free 
3HP 4280A 1MHz C METER/C-V PLOTTER manufactured by Yokogawa- 
Hewlett-Packard Ltd. Takakura-Cho, Hachioji-Shi, Tokyo, Japan. 
4Mercury Probe Model Hg-102 manufactured by MSI electronics. Woodside, 
New York 11377 
space, εo which is 8.854e-12F/m, and permittivity of SiO2, εr 
which is 3.9. 
According to Eq. (2), total number charges, Nss, in the oxide 
layer is equal to Cox multiplied by the flatband voltage, ΔV, and 
divided by the charge of an electron, q. The flatband voltage is 
the point on the CV curve where the capacitance is 0.707Cox, 








=  (2) 
III. RESULTS
Figure 8 shows the CV curve for every process for wafer A2. 
Cox difference between Phase1 and Phase2 occurred by the 
etching process. According to Eq. (1), decreasing the thickness 
of the oxide increases Cox. Phase3 was labeled as annealing 
process, Phase3-2 (10 minutes process) moved to the peak 
result. Phase3-3 (15 minutes process) went to back towards the 
left side of the graph. Hence, the 10 minute was a reasonable 
annealing time.  
In Figure 9, 10, and 11 show only seven wafers because of 
damages or contaminations to the other wafers. Each graph 
represents the total number of charges per unit volume in the 
oxide layer depending on its thickness before, after etching 
process, and after annealing process respectively. From the 
graphs, the thinner oxides have more charges per unit volume 
because the same RIE and annealing process was applied to all 
different thicknesses of oxide. The trendline is showing the 
degree of changes. 
The total number of charges per unit volume was 
dramatically increased about a hundred times after etching 
process, which means the etching process introduces a defect, 
Qit and Qo, in the interface of Si/SiO2 and oxide layer. The data 
of Figure 11 indications the annealing process rebuilt the 
Si/SiO2 bonding structure by decreasing the number of charges 
per unit volume by one order of magnitude. 
Group Name Mean (Å) SD (Å) 
A 
A2 170.00 37.01 
A3 171.16 27.77 
A4 0.00 0.00 
B 
B1 0.00 0.00 
B2 88.22 23.30 
B3 82.10 31.84 
C 
C2 254.36 73.37 
C3 0.00 0.00 
C4 0.00 0.00 
D 
D2 255.92 43.88 
D3 0.00 0.00 
D4 165.74 37.93 
E 
E1 205.22 63.15 
E2 181.58 54.58 
E4 0.00 0.00 
Table. 2. Thickness of oxide for each group wafer after etching process. 
Fig. 8. CV characteristics adjustment of A2 for total process. 
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Figure 12 is a simplified graph to show the whole process 
with the number of charges in the oxide. After etching process, 
the number of charges was increased dramatically because of 
the high energy plasma. However, the number of charges was 
decreased after the annealing process. Therefore, the annealing 
process made the chemical bonding at interface of Si and SiO2 
stable. 
IV. CONCLUSION
As concluding this research work, the CV characteristics 
curves in the experimental data mentioned above moved as 
predicted by the theory mentioned in Figure 2. RIE uses less 
time and gives better selectivity but, there was tradeoff with 
charge trapping inside of the oxide layer. To fix this problem, 
an annealing process was implemented. Further research work 
will include optimizing RIE machine correctly and annealing 
process. The etchant rate varied slightly with time and 
manually loading the wafers caused a different annealing time 
for each wafer set. There is possibility of error in calculating 
the charges per unit volume because the area of mercury 
contact might not be accurate as we calculated, since the 
number of electrons can be differ within very tiny area resulting 
in large error in total number of the trapped charges. 
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